AI Assistant
Blog
Pricing
Log In
Sign Up
Real-time FPGA design for the L0-trigger of the RICH detector of the NA62 experiment at CERN SPS
Details
Cite
Export
Add to List
The content you want is available to Zendy users.
Already have an account? Click
here.
to sign in.