Architecture optimization for energy-efficient resolution-scalable 8–12-bit SAR ADCs
Author(s) -
Thomas Bos,
Komail Badami,
Wim Dehaene,
Marian Verhelst
Publication year - 2018
Publication title -
analog integrated circuits and signal processing
Language(s) - Uncategorized
Resource type - Journals
SCImago Journal Rank - 0.24
H-Index - 49
eISSN - 1573-1979
pISSN - 0925-1030
DOI - 10.1007/s10470-018-1235-0
Subject(s) - oversampling , effective number of bits , successive approximation adc , computer science , noise shaping , comparator , electronic engineering , scalability , 12 bit , noise (video) , electrical engineering , bandwidth (computing) , engineering , cmos , artificial intelligence , telecommunications , image (mathematics) , voltage , database
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom