English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

A restructurable (reconfigurable) parallel VLSI processor designed to minimize the operation delay time which can be generally used for various operations neces sary for controlling an intelligent robot was proposed previously by the authors. This processor is constructed by connecting a number of processor elements (PEs) in paral lel under the assumption that one PE is integrated with one VLSI chip. In contrast to this, a method for constructing a highly integrated processor by integrating several tens to 100 PEs on a single WSI is investigated in this paper. First, a method for constructing multiple buses efficiently which move a multiple number of integrated PEs effectively is proposed. In addition, a method for constructing a defectsalvaging system utilizing the restructurable parallel archi tecture by incorporating a defect-salvaging configuration as a measure against the yield decrease of WSI is proposed. As a result of designing a restructurable parallel processor based on the methods proposed, it has been clarified that a WSI scale highly integrated processor with 102 PEs piled up can be constructed with only 35% of the chip surface increase with the incorporation of the defect-salvaging configuration. © 2000 Scripta Technica, Syst Comp Jpn, 31(12): 3342, 2000

Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units