English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Plus monthly

Global: Zendy Tools annual

Global: Zendy Tools monthly

Global: Zendy Free Plan

This paper describes a 8 bits, 20 Msamples/s pipeline analog-to-digitalconverter implemented in 0.6 \mu m CMOS technology with a total powerdissipation of 75.47 mW. Circuit techniques used include a precise comparator,operational amplifier and clock management. A switched capacitor is used tosample and multiplying at each stage. Simulation a worst case DNL and INL of0.75 LSB. The design operate at 5 V dc. The ADC achieves a SNDR of 44.86 dB.keywords : pipeline, switched capacitor, clock management

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in the Technology 0.6 \mu m CMOS Process