z-logo
open-access-imgOpen Access
Wafer Preparation Parameter Optimization for Wafer Defects Elimination
Author(s) -
Bryan Christian S. Bacquian,
Frederick Ray I. Gomez
Publication year - 2020
Publication title -
journal of engineering research and reports
Language(s) - English
Resource type - Journals
ISSN - 2582-2926
DOI - 10.9734/jerr/2020/v10i317040
Subject(s) - wafer , lamination , dice , enhanced data rates for gsm evolution , yield (engineering) , materials science , process (computing) , mechanical engineering , engineering drawing , engineering , optoelectronics , computer science , composite material , telecommunications , mathematics , geometry , layer (electronics) , operating system
In every new technology developed and introduced to the manufacturing floor, particularly in the wafer preparation, entails problems that later induce defects affecting the wafer yield. This paper discusses the optimization of wafer preparation parameters, particularly the tensionless backgrinding tape lamination and DAF cut vacuum control, that mitigates wafer yield detractors such as edge cut, kerf shift and dice pop-out. Based on the evaluation results, tensionless backgrinding lamination affects the kerf shifting and edge cutting, and with proper vacuum control to attain zero dice pop-out process.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom