
Area Efficient Architecture for TCAM using Hybrid Partitioned SRAM
Author(s) -
S. Sreelekshmi,
Pooja S. Mohan
Publication year - 2015
Publication title -
ssrg international journal of electronics and communication engineering
Language(s) - English
Resource type - Journals
eISSN - 2349-9184
pISSN - 2348-8549
DOI - 10.14445/23488549/ijece-v2i7p109
Subject(s) - static random access memory , architecture , computer architecture , computer science , embedded system , content addressable memory , parallel computing , computer network , computer hardware , artificial neural network , artificial intelligence , geography , archaeology