A 45 nm 6 Bit Low Power Current Steering Digital to Analog Converter Using GDI Logic
Author(s) -
Bharat H. Nagpara
Publication year - 2015
Publication title -
telkomnika indonesian journal of electrical engineering
Language(s) - English
Resource type - Journals
eISSN - 2460-7673
pISSN - 2302-4046
DOI - 10.11591/tijee.v16i1.1586
Subject(s) - digital to analog converter , cmos , power (physics) , spice , electronic engineering , dissipation , waveform , voltage , computer science , logic level , electrical engineering , transient (computer programming) , logic gate , engineering , physics , quantum mechanics , thermodynamics , operating system
In this paper, The Design and Implementation low power Current Steering Digital to Analog Converter in 45 nm technology using GDI Logic using TANNER TOOL, V15 is presented. This architecture gives the most optimized results in terms of speed, resolution and power. The designed 6-bit DAC operates with two supply voltages, 1 V and 3.3 V. The simulation result shows the transient analysis waveforms of current Steering DAC. The average power dissipation is 364.06 μW. The tool used for simulation is Tanner S-Edit and T-Spice. Comparisons show that using GDI logic, it consists low power as compare to the CMOS logic.
Accelerating Research
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom
Address
John Eccles HouseRobert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom