z-logo
open-access-imgOpen Access
Hetero‐material CPTFET with high‐frequency and linearity analysis for ultra‐low power applications
Author(s) -
Yadav Dharmendra Singh,
Sharma Dheeraj,
Tirkey Sukeshni,
Sharma Deepak Ganesh,
Bajpai Shriya,
Soni Deepak,
Yadav Shivendra,
Aslam Mohd.,
Sharma Neeraj
Publication year - 2018
Publication title -
micro and nano letters
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.25
H-Index - 31
ISSN - 1750-0443
DOI - 10.1049/mnl.2018.5075
Subject(s) - materials science , optoelectronics , quantum tunnelling , ambipolar diffusion , capacitance , transistor , dielectric , parasitic capacitance , linearity , leakage (economics) , electrical engineering , gate dielectric , band gap , electrode , electron , voltage , engineering , physics , quantum mechanics , economics , macroeconomics
In this work, the authors have focused on increasing the current driving capability, speed of operation, suppression of parasitic capacitance and ambipolarity of the charge plasma tunnel field effect transistor (CPTFET). Gate dielectric and hetero‐material engineering are employed in the CPTFET to obtain better drain current. Introduction of high‐k dielectric increases the injection of charge carriers in the intrinsic body while a low‐energy bandgap III–V material reduces the tunnelling width leading to the increased rate of band‐to‐band tunnelling of electrons and thus, enhancing the ON‐state current of the device. Hence, the proposed device shows superior performance when operated in regime of DC and high frequency. For reducing the ambipolar conduction in the device, a widely used concept of underlapping of gate electrode is employed which reduces the leakage current in the device. Further, to determine the reliability of the device at high frequency, an analysis of linearity parameters is carried out. The proposed device is highly reliable to function at high‐frequency regime. Therefore, the overall introduction of gate dielectric engineering, hetero‐material engineering and underlapping of gate electrode improves the performance and characteristics of CPTFET.

The content you want is available to Zendy users.

Already have an account? Click here to sign in.
Having issues? You can contact us here
Accelerating Research

Address

John Eccles House
Robert Robinson Avenue,
Oxford Science Park, Oxford
OX4 4GP, United Kingdom