Premium
A tabular source approach to modelling and simulating device and circuit noise in the time domain
Author(s) -
Brinson M. E.,
Jahn S.,
Nabijou H.
Publication year - 2011
Publication title -
international journal of numerical modelling: electronic networks, devices and fields
Language(s) - English
Resource type - Journals
SCImago Journal Rank - 0.249
H-Index - 30
eISSN - 1099-1204
pISSN - 0894-3370
DOI - 10.1002/jnm.801
Subject(s) - mesfet , noise (video) , electronic engineering , electronic circuit simulation , computer science , spice , jfet , equivalent circuit , time domain , circuit design , noise generator , electrical engineering , transistor , noise figure , electronic circuit , engineering , voltage , cmos , field effect transistor , amplifier , artificial intelligence , image (mathematics) , computer vision
Abstract Simulation of device and circuit noise at low frequencies is often carried out as part of a small‐signal ac analysis. Moreover, circuit simulators with rf analysis capabilities usually specify circuit performance in terms of S parameters and model high‐frequency noise in terms of noise waves and correlation matrices. It is also unusual to find circuit simulators that extend noise simulation to the time domain. This is particularly true for software packages developed from SPICE 2g6 or 3f5. This paper introduces a simple tabular noise source technique, which adds time‐domain noise to semiconductor device models and integrated circuit macromodels. The proposed technique is suitable for use with any general purpose circuit simulator. To demonstrate the power of the suggested approach the text describes time‐domain noise extensions to the SPICE diode, BJT, JFET, MOSFET and MESFET models. These noise extensions have been implemented and tested with the ‘Quite universal circuit simulator’ (Qucs). Copyright © 2011 John Wiley & Sons, Ltd.