English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

In this paper, the hardware(HW) and software(SW) co-design methodology of H.264/AVC decoder using ARM-Excalibur is proposed. The SoC consists of embedded processor, memory, peripheral device and logic circuits. Recently, the co-design method which designs simultaneously HW and SW part is a new paradigm in SoC design. Because the optimization for partitioning the SoC system is very difficult, the verification must be performed earlier in design flow. We designed the H.264 and AVC Decoder using co-design method. It is shown that, for the proposed co-design method, the performance improvements can be obtained. Key Words : SoC, HW and SW co-design, 1.  ,          (embedded processor), (memory), (Peripheral),   (logic)    (SoC: System-on-a-Chip)  . , SoC  ASIC (Application-Specific Integrated Circuit)   ,    ,         .  SoC (HW) (SW)    ,          (NP-Hard: Non-deterministic Polynomial-time Hard),  ASIC             .    ,  PLD(Programmable Logic Device) (Vender)  FPGA(Field Programmable Gate Array)   ,  SoC       . PLD          , SoC       .   Altera[1] ARM-Excalibur

HW/SW co-design of H.264/AVC Decoder using ARM-Excalibur