English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Zendy Plus

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Zendy Tools

Zendy Open

A low-power fast-transient on-chip low-dropout regulator (LDO) using advanced dynamic biasing circuit is presented in this paper. The proposed advanced dynamic biasing circuit is composed of an advanced dynamic biasing current generator and a related slew rate enhancement circuit. The advanced dynamic biasing current generator boosts the bias current of the LDO momentarily during the transient state through coupling the output voltage spike. In addition, the slew rate enhancement circuit, which utilizes the dynamic biasing current, suppresses the output voltage spike with an automatic on/off feature. From the Hspice simulation results, the output voltage is regulated at 0.8V from a 1-V supply voltage. The output voltage recovers within 1.4 μs at a voltage spike less than 80mV for load current switching from 50μA to 100mAwith 300-ns rise and fall time.

A fast-transient on-chip LDO with advanced dynamic biasing circuit