English (United Kingdom)

https://curated-unify.zendy.io/wp-json/zendy-region/v1/featured_content/oa?rat=en

https://curated-unify.zendy.io/wp-json/zendy-region/v1/highlighted_journal/

Global: Zendy Plus annual

Presents the access of premium content as premium feature

Premium Content

Presents the keyphrase highlighting as premium feature

Keyphrase Highlighting

Presents the summarisation as premium feature

Summarisation

Insights

Presents the pdf analysis as premium feature

PDF Analysis

Presents the zaia usage as premium feature

ZAIA

Global: Zendy Tools annual

Global: Zendy Free Plan

Global: Zendy Tools monthly

Global: Zendy Plus monthly

We describe the architecture evolution of the highly-parallel dedicatedprocessor FTK, which is driven by the simulation of LHC events at highluminosity (1034 cm-2 s-1). FTK is able to provide precise on-line trackreconstruction for future hadronic collider experiments. The processor,organized in a two-tiered pipelined architecture, execute very fast algorithmsbased on the use of a large bank of pre-stored patterns of trajectory points(first tier) in combination with full resolution track fitting to refinepattern recognition and to determine off-line quality track parameters. Wedescribe here how the high luminosity simulation results have produced a neworganization of the hardware inside the FTK processor core.

The Evolution of FTK, a Real-Time Tracker for Hadron Collider Experiments